

GF22: 3.3V Support: Power



Libraries

Name	Process	Form Factor
RGO_GF22_18V33_FDX_25C_SPT	FDX	Staggered CUP
RGO_GF22_18V33_FDX_45C_SPT	FDX	Inline CUP

Summary

The 3.3V Support: Power library provides a full complement of cells to support the assembly of a complete pad ring by abutment. It is supplied as a standard addition to the GPIO libraries and other I/O library offerings from Aragio Solutions that use a compatible pad ring bus structure.

These 22nm libraries are available in inline and staggered CUP wire bond implementations with a flip chip option.

The included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:


- JEDEC compliant
 - 2KV ESD Human Body Model (HBM)
 - 500 V ESD Charge Device Model (CDM)
 - 750V corner pin C4B package classification achieved by following key design priorities

Latch-up Immunity:


- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor

Staggered (pad-limited) – 30 μm x 165 μm



Inline (core-limited) – 54 μm x 95 μm



Cell List

Name	Description
Digital Pads *	
STx_IN_001_1833V_NC	Input-only buffer
I/O Power / Ground Pads *	
PWx_VD_PDO_1833V	I/O power (DVDD) with POC
PWx_VD_RDO_1833V	I/O power (DVDD)
PWx_VS_RDO_1833V	I/O ground (DVSS)
PWx_VS_DRC_1833V	Common ground with I/O ESD
Core Power / Ground Pads *	
PWx_VD_RCD_1033V	Core power (VDD)
PWx_VS_RCD_1033V	Core ground (VSS)
PWx_VS_DRC_1033V	Common ground with Core ESD
Analog Pads *	
ANx_BI_DWR_1833V	1.8V Analog Input cell
ANx_BI_DWR_1033V	0.8V Analog Input cell
Analog Power / Ground Pads *	
PWx_VD_ANA_1033V	Analog power (AVDD) 0.8V
PWx_VS_ANA_1033V	Analog ground (AVSS)
PWx_VD_ANA_1833V	Analog power (ADVDD) 1.8V
PWx_VS_ANA_1833V	Analog ground (ADVSS)
Support Pads	
SPx_CO_000_1833V	Corner cell (rail splitter)
SPx_CO_001_1833V	Corner cell (continuous)
SPx_SP_000_1833V	0.1 μm spacer
SPx_SP_001_1833V	1 μm spacer
SPx_SP_005_1833V	5 μm spacer
SPx_SP_010_1833V	10 μm spacer
SPx_RS_005_1833V	Rail splitter
SPx_RE_SVR_182533V *	VREF / HVPS generation
SPx_RE_SVR_1833V *	VREF / HVPS generation
SPx_SP_POC_1833V *	POC generation
SPP_SP_PLS *	POC level shifter

* Vertical-only (_V) and horizontal only(_H) variants provided
Cell names / descriptions abbreviated

Staggered CUP Cells

CUP_GF22_44X44_IN	44 μm X 44 μm Inner
CUP_GF22_44X44_OUT	44 μm X 44 μm Outer
CUP_GF22_FC	Flip chip cell

Inline CUP Cells

CUP_GF22_44X44_INLINE	44 μm X 44 μm Inline
CUP_GF22_FC_INLINE	Flip chip cell

GF22: 3.3V Support: Power



Recommended operating conditions

Description	Min	Nom	Max	Units
V _{VDD} Core supply voltage	0.81	0.9	0.945	V
	0.72	0.8	0.88	V
	2.97	3.3	3.63	V
V _{DVDD} I/O supply voltage	2.25	2.5	2.75	V
	1.62	1.8	1.98	V
	1.35	1.5	1.65	V
	1.08	1.2	1.32	V
T _J Junction temperature	-40	25	150	°C
V _{PAD} Voltage at PAD	V _{DVSS} -0.3	-	V _{DVDD} +0.3	V

Characterization Corners

Nominal VDD	Model	VDD	DVDD ^[1]	Temperature
0.8V (AG2)	FFG	+10%	+10%	-40°C
	FFG	+10%	+10%	125°C
	TT	nominal	nominal	25°C
	TT	nominal	nominal	85°C
	SSG	-10%	-10%	-40°C
	SSG	-10%	-10%	125°C
0.9V Overdrive (AG2)	FFG	+5%	+10%	-40°C
	FFG	+5%	+10%	125°C
	TT	nominal	nominal	25°C
	TT	nominal	nominal	85°C
	SSG	-10%	-10%	-40°C
	SSG	-10%	-10%	125°C
0.8V (AG1)	FFG	+5%	+10%	-40°C
	FFG	+5%	+10%	125°C
	FFG	+5%	+10%	150°C
	SSG	-10%	-10%	150°C

[1] DVDD = 1.2V, 1.5V, 1.8V, 2.5V & 3.3V

© 2011-2020 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America