

SMIC28: 3.3V Support: Power



Libraries

Name	Process	Form Factor
RGO_SMIC28_18V33_HKCP_20C_SPT	HKC+	Staggered CUP
RGO_SMIC28_18V33_HKCP_40C_SPT	HKC+	Inline CUP

Summary

The 3.3V Support: Power library provides a full complement of cells to support the assembly of a complete pad ring by abutment. It is supplied as a standard addition to the GPIO libraries and other I/O library offerings from Aragio Solutions that use a compatible pad ring bus structure.

These 28nm libraries are available in inline and staggered CUP wire bond implementations with a flip chip option.

The included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:


- JEDEC compliant
 - 2KV ESD Human Body Model (HBM)
 - 500 V ESD Charge Device Model (CDM)

Latch-up Immunity:


- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor

Staggered (pad-limited) – $25\mu\text{m} \times 165\mu\text{m}$



Inline (core-limited) – $45\mu\text{m} \times 100\mu\text{m}$



Cell List

Name	Description
Digital Pads	
STx_IN_001_33V_NC *	Input-only buffer
I/O Power / Ground Pads	
PWx_VD_RDO_33V	I/O power (DVDD)
PWx_VS_RDO_33V	I/O ground (DVSS)
Core Power / Ground Pads	
PWx_VD_RCD_1033V	Core power (VDD)
PWx_VS_RCD_1033V	Core ground (VSS)
Analog Pads	
ANx_BI_DWR_33V	Analog Input cell
Analog Power / Ground Pads	
PWx_VD_ANA_1033V	Analog power (AVDD) 1.0V
PWx_VS_ANA_1033V	Analog ground (AVSS)
PWx_VD_ANA_33V	Analog power (ADVDD) 3.3V
PWx_VS_ANA_33V	Analog ground (ADVSS)
Support Pads	
SPx_CO_000_33V	Corner cell (rail splitter)
SPx_CO_001_33V	Corner cell (continuous)
SPx_SP_000_33V	0.1 μm spacer
SPx_SP_001_33V	1 μm spacer
SPx_SP_005_33V	5 μm spacer
SPx_SP_010_33V	10 μm spacer
SPx_RS_005_33V	Rail splitter
SPx_RE_SVR_182533V	VREF generation
SPx_SP_POC_1833V *	POC / HVPS generation

* Vertical-only (_V) and horizontal only(_H) variants provided
Cell names / descriptions abbreviated

Staggered CUP Cells

CUP_SMIC28_44X80_IN	44 μm X 80 μm Inner
CUP_SMIC28_44X80_OUT	44 μm X 80 μm Outer
CUP_SMIC28_46P7X80_IN	46.7 μm X 80 μm Inner
CUP_SMIC28_46P7X80_OUT	46.7 μm X 80 μm Outer
CUP_SMIC28_48X48_IN	48 μm X 48 μm Inner
CUP_SMIC28_48X48_OUT	48 μm X 48 μm Outer
CUP_SMIC28_48X63_IN	48 μm X 63 μm Inner
CUP_SMIC28_48X63_OUT	48 μm X 63 μm Outer
CUP_SMIC28_33V_FC	Flip chip with top metal port
CUP_SMIC28_33V_FC_NRV	Flip chip without RV via

Inline CUP Cells

CUP_SMIC28_40X80_INLINE	40 μm X 80 μm Inline
CUP_SMIC28_44X80_INLINE	44 μm X 80 μm Inline
CUP_SMIC28_48P9X80_INLINE	48.9 μm X 80 μm Inline
CUP_SMIC28_50X50_INLINE	50 μm X 50 μm Inline
CUP_SMIC28_INLINE_FC	Flip chip with top metal port

SMIC28: 3.3V Support: Power



Recommended operating conditions

Description	Min	Nom	Max	Units
V _{VDD} Core supply voltage	0.81	0.90	0.99	V
	2.97	3.3	3.63	V
V _{DVDD} I/O supply voltage	2.25	2.5	2.75	V
	1.62	1.8	1.98	V
T _J Junction temperature	-40	25	125	°C
V _{PAD} Voltage at PAD	V _{DVSS} -0.3	-	V _{DVDD} +0.3	V

Characterization Corners

Model	LPE Type	VDD=0.9V	DVDD [1]	Temp
FFG	Cbest	+10%	+10%	-40°C
FFG	Cbest	+10%	+10%	0°C
FFG	Ctypical	+10%	+10%	125°C
TT	Ctypical	nominal	nominal	25°C
TT	Ctypical	nominal	nominal	85°C
SSG	Cworst	-10%	-10%	-40°C
SSG	Cworst	-10%	-10%	0
SSG	Cworst	-10%	-10%	125°C

[1] DVDD = 1.8V, 2.5V & 3.3V

© 2011-2022 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America