

Libraries

Name	Process	Form Factor
RGO_TSMC07_18V25_7FF_UC_LVDS	7FF	Staggered

Summary

The LVDS library provides an LVDS driver, receiver, and temperature stable voltage reference capable of supporting 16 drivers operating at data rates up to 4.0 Gbps. The pad set includes a full complement of power, spacer, and adapter cells to assemble a complete pad ring by abutment. An included rail splitter allows isolated LVDS domains to be placed in the same pad ring with other power domains while maintaining continuous VDD/VSS in the pad ring for robust ESD protection.

- 2.0 GHz LVDS Driver
- 2.0 GHz LVDS Receiver
- LVDS Voltage Reference

This 7nm library is available in a staggered flip chip implementation.

LVDS Specification Compliant:

- TIA/EIA-644-A - Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits
- IEEE Std 1596.3-1996

ESD Protection:

- JEDEC compliant
 - 2KV ESD Human Body Model (HBM)
 - 500 V ESD Charge Device Model (CDM)

Latch-up Immunity:

- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor

- Staggered (pad-limited) – TBD μm x TBD μm

Recommended operating conditions


Symbol	Description	Min	Nom	Max	Units
V _{VDD}	Core supply voltage	0.675	0.75	0.825	V
V _{DVDD}	I/O supply voltage	1.62	1.8	1.98	V
T _J	Junction temperature	-40	25	125	°C
V _{PAD}	Voltage at PAD	-0.3V		V _{DVDD} +0.3V	V

Characterization Corners *

Model	LPE Type	VDD [1]	DVDD [2]	Temp
FF	Cbest_CCbest	+10%	+10%	-40°C
FF	Cbest_CCbest	+10%	+10%	125°C
TT	Ctypical	nominal	nominal	25°C
TT	Ctypical	nominal	nominal	85°C
SS	Cworst_CCworst	-10%	-10%	-40°C
SS	Cworst_CCworst	-10%	-10%	125°C

[1] VDD = 0.75V
 [1] DVDD = 1.8V
 * PRELIMINARY


LDP_IN_800_25V_DN: 2.0 GHz LVDS Receiver



LVDS Receiver Features:

- Operates up to 2.0 GHz (4.0 Gbps)
- Input receive sensitivity of 75mV peak differential (without hysteresis)
- Common mode range from 0V to 2.4V (limited by power supply)
- Powered by 1.8V I/O and 0.75V core supplies
- Low power consumption

LDP_OU_800_18V_T: 2.0 GHz LVDS Driver



LVDS Driver Features:

- Operates up to 2.0 GHz (4.0 Gbps) with external 1pF load
- Common mode output range 1.1V \pm 100mV
- Supports 100 Ω differential terminations – single ended
- Powered by 1.8V I/O and 0.75V core supplies
- Low power consumption

Cell Summary

Name	Description
LDP_IN_800_25V_DN *	LVDS receiver cell
LDP_OU_800_18V_T *	LVDS driver cell
LDP_RE_000_18V *	LVDS Voltage Reference cell
FVP_VD_RCD_10V *	Core power (VDD)
FVP_VS_RCD_10V *	Core ground (VSS)
FVP_VD_PDO_18V *	I/O power (DVDD) with POC control
FVP_VD_RDO_18V *	I/O power (DVDD)
FVP_VS_RDO_18V *	I/O ground (VSS)
SVP_SP_000_18V	0.1 μ m spacer
SVP_SP_001_18V	1 μ m spacer
SVP_SP_005_18V	5 μ m spacer
SVP_SP_010_18V	10 μ m spacer
SPP_RS_005_18V	Rail splitter

*Supplied in vertical-only and horizontal-only orientations

© 2011-2019 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America