

TSMC 16/12: 1.8V GPIO



Libraries

Name	Process	Form Factor
RGO_TSMC16_18V18_FFC_20C	FFC	Staggered CUP
RGO_TSMC16_18V18_FFC_45C	FFC	Inline CUP
RGO_TSMC12_18V18_FFC_LL_20C	FFC_LL	Staggered CUP
RGO_TSMC12_18V18_FFC_LL_45C	FFC_LL	Inline CUP

Summary

The 1.8V GPIO library provides general purpose bidirectional I/O cells. These programmable, multi-voltage I/O's give the system designer the flexibility to design to a wide range of performance targets.

These libraries are offered at both 16nm and a 12nm shrink. They are available in inline and staggered CUP wire bond implementations with a flip chip option.

To design a functional I/O power domain with these cells, an additional library is required – 1.8V Support: Power. That library contains an input-only buffer, isolated analog I/O, and a full complement of power cells along with corner and spacer cells to assemble a complete pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:


- JEDEC compliant
 - 2KV ESD Human Body Model (HBM)
 - 500 V ESD Charge Device Model (CDM)

Latch-up Immunity:


- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor


Staggered (pad-limited) – $25.2\mu\text{m} \times 165.024\mu\text{m}$



Inline (core-limited) – $45.12\mu\text{m} \times 78\mu\text{m}$



SRP_BI_SDS_18V_STB



Bidirectional GPIO Driver Features

- Multi-Voltage (1.2V, 1.5V, 1.8V)
- LVCMOS / LVTTTL input with selectable hysteresis
- Programmable drive strength (rated 2mA to 12mA)
- Selectable output slew rate
- Optimized for EMC with SSO factor of 8
- Open-drain output mode
- Programmable input options (pull-up/pull-down/repeater)
- Power-On Start (POS) capable
- Power sequencing independent design with Power-On Control

In full-drive mode, this driver can operate to frequencies in excess of 100MHz with 15pF external load and 125 MHz with 10pF load. Actual frequency limits are load and system dependent. A maximum of 200 MHz can be achieved under small capacitive loads.

Vertical-only (_V) and horizontal-only (_H) variants provided.

Recommended operating conditions

	Description	Min	Nom	Max	Units
V _{VDD}	Core supply voltage	0.72	0.80	0.88	V
		1.62	1.8	1.98	V
V _{DVDD}	I/O supply voltage	1.35	1.5	1.65	V
		1.08	1.2	1.32	V
T _J	Junction temperature	-40	25	125	°C
V _{PAD}	Voltage at PAD	V _{DVSS} -0.3	-	V _{DVDD} +0.3	V

TSMC 16/12: 1.8V GPIO



Characterization Corners (16nm)

Model	LPE Type	VDD=0.8V	DVDD [1]	Temp
FFGNP	Cbest_CCbest_T	+10%	+10%	-40°C
FFGNP	Cbest_CCbest_T	+10%	+10%	0°C
FFGNP	Cbest_CCbest_T	+10%	+10%	125°C
FFG	Ctypical	+10%	+10%	125°C
TT	Ctypical	nominal	nominal	25°C
TT	Ctypical	nominal	nominal	85°C
SSGNP	Cworst_CCworst_T	-10%	-10%	-40°C
SSGNP	Cworst_CCworst_T	-10%	-10%	0°C
SSGNP	Cworst_CCworst_T	-10%	-10%	125°C

[1] DVDD = 1.2V, 1.5V & 1.8V

Characterization Corners (12nm)

Model	LPE Type	VDD=0.8V	DVDD [1]	Temp
FF	Cbest_CCbest	+10%	+10%	-40°C
FF	Cbest_CCbest	+10%	+10%	0°C
FF	Cbest_CCbest	+10%	+10%	125°C
FFG	Ctypical	+10%	+10%	125°C
TT	Ctypical	nominal	nominal	25°C
TT	Ctypical	nominal	nominal	85°C
SS	Cworst_CCworst	-10%	-10%	-40°C
SS	Cworst_CCworst	-10%	-10%	0°C
SS	Cworst_CCworst	-10%	-10%	125°C

[1] DVDD = 1.2V, 1.5V & 1.8V