

# GF28: subLVDS Pad Set



## Libraries

Name	Process	CUP	Form Factor
RGO_GF28_18V18_SLP_UC_SUBLVDS	SLP	yes	staggered
RGO_GF28_18V18_HPP_UC_SUBLVDS	HPP	yes	staggered

## Summary

The LVDS I/O is a three-module design (input, output and reference block). The LSP\_OU\_800\_18V\_T is a 1GHz (2Gbit/s) LVDS Driver, LDP\_IN\_800\_18V\_DN is a 1GHz (2Gbit/s) LVDS Receiver and the LDP\_RE\_009\_18V is the voltage reference and current bias for up to 16 drivers. The LSP\_OU\_800\_18V\_T is designed to drive either 50Ω or 100Ω differential termination. This cell has been designed to meet the standard SubLVDS specifications (SMIA 1.0 Part 2:CCP2).


## Absolute maximum ratings

Symbol	Description	Value	Units
V <sub>VDD</sub>	Core supply voltage range	-0.5 to 1.2	V
V <sub>DVDD</sub>	I/O supply voltage range	-0.5 to 2.95	V
V <sub>PAD</sub>	Voltage range at PAD	-0.5 to (V <sub>DVDD</sub> + 0.5)	V
T <sub>J</sub>	Junction operating temperature range	-55 to 150	°C

## Recommended operating conditions

Symbol	Description	Min	Nom	Max	Units
V <sub>VDD</sub>	Core supply voltage	0.9	1.0 to 1.1	1.115	V
V <sub>DVDD</sub>	I/O supply voltage	1.62	1.80	1.98	V
V <sub>VREF</sub>	Reference voltage		0.9		V
T <sub>A</sub>	Ambient operating temperature	0	25	100	°C
T <sub>J</sub>	Junction temperature	-40	25	125	°C
V <sub>PAD</sub>	Voltage at PAD	-0.3V		V <sub>DVDD</sub> +0.3V	V

## LDP\_IN\_800\_18V\_DN: 1GHz SubLVDS Input



## Key features:

- Powered from 1.8V ±10% and 1.0V(±10%) to 1.1V(-10%/+5%) core power supplies
- Operates up to 1GHz (2Gbps)
- Input receive sensitivity of 50mV peak differential (without hysteresis)
- Common mode range from 0.4V to 1.4V (limited by Power Supply)
- Power-up Sequence Independent
- Duty Cycle Distortion (DCD) less than 50ps
- Power consumption is 1.7 mW typical and 4.7 mW maximum


## AC Characteristics

Parameter	Typ	Max	Units	Conditions
Propagation Delay	0.5	0.8	ns	
Input duty cycle distortion	50		ps	Minimum input swing, 100mV common mode noise from 50MHz to 1GHz
DVDD Power Supply Sensitivity	2		ps/mV	DVDD from -10% to -15% over all PVT, minimum input differential
VDD Power Supply Sensitivity	2		ps/mV	VDD from -10% to -15% over all PVT, minimum input differential
Maximum Operating Frequency	1.0		GHz	All noise, jitter, and tdcd measured at 1GHz
Maximum Data Rate	2.0		Gb/s	
Power consumption	1.7	4.7	mW	

# GF28: subLVDS Pad Set



## LSP\_OU\_800\_18V\_T: 1GHz subLVDS Output Pad



### Key features:

- Powered from 1.8V  $\pm$ 10% and 1.0V to 1.1V ( $\pm$ 10%) core power supplies
- Operates up to 1.0GHz (2.0 Gbps) with external 1pF load
- Common mode output range 0.90 Volts  $\pm$ -50mV
- Power-up Sequence Independent
- Differential Skew between TXO\_P and TXO\_N 50ps
- Mode control for output drive control to drive either 100 $\Omega$  (1.5 mA typical) or 50 $\Omega$  (3 mA typical) termination
- Power consumption at 1GHz is 8.5 mW typical and 15.2 mW maximum

### AC Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
t <sub>PHL</sub>	Differential high to low propagation delay	R <sub>L</sub> = 100 $\Omega$ C <sub>L</sub> = 1 pF	480	710		ps
t <sub>PLH</sub>	Differential low to high propagation delay	R <sub>L</sub> = 100 $\Omega$ C <sub>L</sub> = 1 pF	480	710		ps
t <sub>skew1</sub>	Differential skew between t <sub>PHL</sub> and t <sub>PLH</sub>		50 <sup>[1]</sup>			ps
t <sub>skew2</sub>	Channel-to-channel skew		100			ps
t <sub>rise</sub>	V <sub>OD</sub> differential rise time	20% to 80%	120	250		ps
t <sub>fall</sub>	V <sub>OD</sub> differential fall time	20% to 80%	120	250		ps

<sup>[1]</sup>The maximum differential skew (t<sub>skew1</sub>) must be at least 100 pSec less than the actual Differential rise or fall times (t<sub>rise</sub> or t<sub>fall</sub>) at any specified valid operating condition.

### Characterization Corners

Nominal VDD	Model	VDD	DVDD = 1.8V	Temperature
1.0-1.1 <sup>[1]</sup>	FF	+5%	+10%	-40°C
	FF	+5%	+10%	125°C
	TT	nominal	nominal	25°C
	SS	-10%	-10%	-40°C
	SS	-10%	-10%	125°C
0.85 <sup>[2]</sup>	FF	+10%	+10%	-40°C
	FF	+10%	+10%	125°C
	TT	nominal	nominal	25°C
	SS	-10%	-10%	-40°C
	SS	-10%	-10%	125°C

<sup>[1]</sup> SLP process only

<sup>[2]</sup> HPP process only

### Cell summary

Name	Description
LDP_IN_800_18V_DN	1GHz SubLVDS input cell
LSP_OU_800_18V_T	1GHz SubLVDS output cell
LDP_RE_009_18V	VREF pad
PVP_VD_RCD_10V	Core power pad with VREF
PVP_VS_RCD_10V	Power pad for VSS with VREF bus
PVP_VD_PDO_18V	Driver power pad with POC control
PVP_VD_RDO_18V	Driver power pad
PVP_VS_RDO_18V	I/O ground supply with VREF bus
SVP_SP_001_18V	0.1 $\mu$ m spacer
SVP_SP_001_18V	1 $\mu$ m spacer
SVP_SP_005_18V	5 $\mu$ m spacer
SVP_SP_010_18V	10 $\mu$ m spacer
SPP_RS_005_18V	DVDD, DVSS, POC, BIAS and VREF rail splitter
SPP_SPC_AD_UN	Core limited library adapter pad

### Physical sizes

Pad name	Width	Height <sup>[*]</sup>	Units
LDP_RE_009_18V	40	139	$\mu$ m
LDP_IN_800_18V_DN	40	117	$\mu$ m
LSP_OU_800_18V_T	50	129	$\mu$ m
PVP_VD_RCD_12V	20	117	$\mu$ m
PVP_VS_RCD_12V	20	117	$\mu$ m
PVP_VD_PDO_18V	20	117	$\mu$ m
PVP_VD_RDO_18V	20	117	$\mu$ m
PVP_VS_RDO_18V	20	117	$\mu$ m
SVP_SP_000_18V	0.1	117	$\mu$ m
SVP_SP_001_18V	1	117	$\mu$ m
SVP_SP_005_18V	5	117	$\mu$ m
SVP_SP_010_18V	10	117	$\mu$ m
SPP_RS_005_18V	5	117	$\mu$ m
SPP_SPC_AD_UN	20	117	$\mu$ m

[\*] Includes CUP bond opening.

© 2006-2011 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

**Aragio Solutions**  
**2201 K Avenue**  
**Section B Suite 200**  
**Plano, TX 75074-5918**  
**Phone: (972) 516-0999**  
**Fax: (972) 516-0998**  
**Web: <http://www.aragio.com/>**

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America