

## Libraries

Name	Process	Form Factor
RGO_SMIC40_25V18_LL_UC_SUBLVDS	LL	Staggered CUP

## Summary

The subLVDS library provides a subLVDS driver, receiver, and temperature stable voltage reference capable of supporting 16 drivers operating at data rates up to 1600 Mbps. The pad set includes a full complement of power, spacer, and adapter cells to assemble a complete pad ring by abutment. An included rail splitter allows isolated subLVDS domains to be placed in the same pad ring with other power domains while maintaining continuous VDD/VSS in the pad ring for robust ESD protection.

- 800 MHz LVDS Driver
- 800 MHz LVDS Receiver
- subLVDS Voltage Reference

### subLVDS Specification Compliant:

- SMIA 1.0 PART 2: CCP2 Specification

### ESD Protection:

- JEDEC compliant
  - 2KV ESD Human Body Model (HBM)
  - 200 V ESD Machine Model (MM)
  - 500 V ESD Charge Device Model (CDM)

### Latch-up Immunity:

- JEDEC compliant
  - Tested to I-Test criteria of  $\pm 100\text{mA}$  @  $125^\circ\text{C}$


## Recommended operating conditions

Symbol	Description	Min	Nom	Max	Units
$V_{\text{VDD}}$	Core supply voltage	0.99	1.1	1.21	V
$V_{\text{DVDD}}$	I/O supply voltage	1.62	1.8	1.98	V
$T_{\text{J}}$	Junction temperature	-40	25	125	$^\circ\text{C}$
$V_{\text{PAD}}$	Voltage at PAD	-0.3V		$V_{\text{DVDD}}+0.3\text{V}$	V

## Characterization Corners

Nominal VDD	Model	VDD	DVDD = 1.8V	Temperature
1.1	FF	+10%	+10%	-40 $^\circ\text{C}$
	FF	+10%	+10%	125 $^\circ\text{C}$
	TT	nominal	nominal	25 $^\circ\text{C}$
	SS	-10%	-10%	-40 $^\circ\text{C}$
	SS	-10%	-10%	125 $^\circ\text{C}$

## LDP\_IN\_675\_18V\_DN: 800 MHz subLVDS Input




### subLVDS Receiver Features:

- Input receive sensitivity of 50mV peak differential (without hysteresis)
- Common mode range from 0.4V to 1.6V (limited by Power Supply)
- Powered by 1.8V I/O and 1.1V core supplies
- Power consumption: 3.4 mW max @ 800 MHz

### AC Characteristics

Parameter	Typ	Max	Units	Conditions
Propagation delay	0.80	1.1	ns	The slew rate for propagation delays, duty cycle distortion and maximum operating frequency are 1V/ns
Maximum operating frequency	800		MHz	All noise, jitter, and t <sub>dc</sub> measured at 800 MHz
Maximum data rate	1600		Mb/s	

## LDP\_OU\_675\_18V\_T: 800 MHz subLVDS Output



### subLVDS Driver Features:

- Operates up to 800 MHz (1600 Mbps) with 1 pF load
- Common mode output range 900mV  $\pm 100\text{mV}$
- Differential Skew between TXO\_P and TXO\_N 20ps
- High and low current drive modes to support 50 $\Omega$  and 100 $\Omega$  differential terminations
- Powered by 1.8V I/O and 1.1V core supplies
- Power consumption: 18.1 mW typ & 25.2 mW max

### AC Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$t_{\text{PHL}}$	Differential high to low propagation delay	$R_{\text{L}} = 100\ \Omega$ $C_{\text{L}} = 1\ \text{pF}$	600	820		ps
$t_{\text{PLH}}$	Differential low to high propagation delay	$R_{\text{L}} = 100\ \Omega$ $C_{\text{L}} = 1\ \text{pF}$	600	820		ps
$t_{\text{rise}}$	$V_{\text{OD}}$ differential rise time	20% to 80%	120	140	190	ps
$t_{\text{fall}}$	$V_{\text{OD}}$ differential fall time	20% to 80%	120	140	190	ps

## Cell summary

Name	Description
LDP_IN_450_18V_DN	800 MHz subLVDS input cell
LDP_OU_450_18V_T	800 MHz subLVDS output cell
LDP_RE_000_18V	subLVDS Voltage Reference cell
PVP_VD_RCD_12V	Core power (VDD)
PVP_VS_RCD_12V	Core ground (VSS)
PVP_VD_PDO_18V	I/O power (DVDD) with POC control
PVP_VD_RDO_18V	I/O power (DVDD)
PVP_VS_RDO_18V	I/O ground (VSS)
SVP_SP_000_18V	0.1 $\mu$ m spacer
SVP_SP_001_18V	1 $\mu$ m spacer
SVP_SP_005_18V	5 $\mu$ m spacer
SVP_SP_010_18V	10 $\mu$ m spacer
SPP_RS_005_18V	DVDD, DVSS, POC, BIAS and VREF rail splitter
SPC_SPP_AD_UN	Inline to staggered adapter

## Physical sizes

Pad name	Width	Height[*]	Units
LDP_IN_450_18V_DN	27.5	180	$\mu$ m
LDP_OU_450_18V_T	55	180	$\mu$ m
LDP_RE_000_18V	55	180	$\mu$ m
PVP_VD_RCD_12V	20	180	$\mu$ m
PVP_VS_RCD_12V	20	180	$\mu$ m
PVP_VD_PDO_18V	20	180	$\mu$ m
PVP_VD_RDO_18V	20	180	$\mu$ m
PVP_VS_RDO_18V	20	180	$\mu$ m
SVP_SP_000_18V	0.1	180	$\mu$ m
SVP_SP_001_18V	1	180	$\mu$ m
SVP_SP_005_18V	5	180	$\mu$ m
SVP_SP_010_18V	10	180	$\mu$ m
SPP_RS_005_18V	5	180	$\mu$ m
SPC_SPP_AD_UN	20	180	$\mu$ m

[\*] Includes CUP bond opening.

© 2006-2013 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

**Aragio Solutions**  
2201 K Avenue  
Section B Suite 200  
Plano, TX 75074-5918  
Phone: (972) 516-0999  
Fax: (972) 516-0998  
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America