

Libraries

Name	Process	Form Factor
RGO_TSMC40_25V33_LP_30C_ONFI	LP	Staggered CUP
RGO_TSMC40_25V33_LP_50C_ONFI	LP	Inline CUP

Summary

The ONFI library provides the combo driver / receiver cells, the ODT / driver impedance calibration cell, and the voltage reference cell to support both single-ended and differential ONFI 3.0 signaling. This library also meets the requirements for Toggle 2.0 signaling. The pad set includes a full complement of power, spacer, and adapter cells to assemble a complete pad ring by abutment. An included rail splitter allows isolated ONFI domains to be placed in the same pad ring with other power domains while maintaining continuous VDD/VSS in the pad ring for robust ESD protection.

- ONFI 3.0 Single-Ended Driver /Receiver
- ONFI 3.0 Differential Clock Driver / Receiver
- ODT / Z_o Calibration Cell
- Voltage Reference

The ONFI I/O library supports all impedance modes defined in the ONFI 3.0 specification and features fast and precise calibration, low power consumption, area-efficient design, and easy integration into the physical layer (PHY).

ESD Protection:

- JEDEC compliant
 - 2KV ESD Human Body Model (HBM)
 - 200 V ESD Machine Model (MM)
 - 500 V ESD Charge Device Model (CDM)


Latch-up Immunity:

- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Recommended operating conditions

Symbol	Description	Min	Nom	Max	Units
V_{DD}	Core supply voltage	0.99	1.1	1.21	V
V_{DVDD}	I/O supply voltage	1.62	1.8	1.98	V
T_J	Junction temperature	-40	25	125	$^\circ\text{C}$
V_{PAD}	Voltage at PAD	-0.3V		$V_{DVDD}+0.3V$	V
$V_{IH(DC)}$	Input High (DC)	$0.7 * V_{DVDD}$		$V_{DVDD} + 0.3$	V
$V_{IL(DC)}$	Input Low (DC)	$V_{DVSS} - 0.3$		$0.3 * V_{DVDD}$	V
$V_{IH(AC)}$	Input High (AC)	$0.8 * V_{DVDD}$		$V_{DVDD} + 0.3$	V
$V_{IL(AC)}$	Input Low (AC)	$V_{DVSS} - 0.3$		$0.2 * V_{DVDD}$	V
$V_{IH(DC)}$	Input High (DC)	$V_{REF} + .125$		$V_{DVDD} + 0.3$	V
$V_{IL(DC)}$	Input Low (DC)	$V_{DVSS} - 0.3$		$V_{REF} - .125$	V
$V_{IH(AC)}$	Input High (AC)	$V_{REF} + .250$			V
$V_{IL(AC)}$	Input Low (AC)			$V_{REF} - .125$	V


ONP_BI_SDS_1833V_SCB: Single-Ended Driver



ONFI Single-Ended Driver / Receiver Features:

- Driver – user-selectable on-die termination and programmable drive strength with ODT / Z_o calibration and programmable “off” state control.
 - ODT $R_{it} = 30\Omega / 50\Omega / 75\Omega / 100\Omega / 150\Omega$
 - $Z_{OUT} = 18\Omega / 25\Omega / 35\Omega / 50\Omega$
 - Off state – Z / pull-up / pull-down / bus keeper
- Receiver – single-ended and pseudo-differential outputs
- Powered by 1.8V / 3.3V I/O and 1.1V core supplies
- Maximum operating frequency – 200 MHz

ONP_CL_SDS_1833V_SCB: Differential Driver



ONFI Differential Clock Driver / Receiver Features:

- Driver – user-selectable on-die termination and programmable drive strength with ODT / Z_o calibration and programmable “off” state control.
 - ODT $R_{it} = 30\Omega / 50\Omega / 75\Omega / 100\Omega / 150\Omega$
 - $Z_{OUT} = 18\Omega / 25\Omega / 35\Omega / 50\Omega$
 - Off state – Z / pull-up / pull-down / bus keeper
- Receiver – single-ended and true differential outputs
- Powered by 1.8V / 3.3V I/O and 1.1V / 1.2V core supplies
- Maximum operating frequency – 200 MHz

Characterization Corners

Nominal VDD	Model	VDD	DVDD [1]	Temperature
1.1V	FF	+10%	+10%	-40 $^\circ\text{C}$
	FF	+10%	+10%	125 $^\circ\text{C}$
	TT	nominal	nominal	25 $^\circ\text{C}$
	SS	-10%	-10%	-40 $^\circ\text{C}$
	SS	-10%	-10%	125 $^\circ\text{C}$

[1] DVDD voltages – 1.8V, 3.0V and 3.3V.

Cell summary

Name	Description
ONP_BI_SDS_1833V_SCB	ONFI 3.0 Single-Ended Driver/Receiver
ONP_CL_SDS_1833V_SCB	ONFI 3.0 Differential Clock Driver/Receiver
ONP_SP_CAL_1833V	Calibration cell
ONP_RE_000_1833V	Voltage Reference (VREF).
ANP_BI_DWR_33V	Analog IO cell with two inputs to core: 1. 600Ω series R for ESD, 2. Less than 10Ω
FVP_VD_PDO_1833V	I/O V _{DD} (DVDD) with POC
FVP_VD_RDO_1833V	I/O V _{DD} (DVDD)
FVP_VS_RDO_1833V	I/O V _{SS} (DVSS)
FVP_VS_DRC_1833V	I/O V _{SS} (DVSS is shorted to VSS)
FVP_VD_RCD_11V	Core V _{DD} (VDD)
FVP_VS_RCD_11V	Core V _{SS} (VSS)
FVP_VS_DRC_11V	Core V _{SS} (DVSS is shorted to VSS)
SVP_CO_001_1833V	Corner cell
SVP_SP_000_1833V	0.1μm spacer cell
SVP_SP_001_1833V	1μm spacer cell
SVP_SP_005_1833V	5μm spacer cell
SVP_SP_020_1833V	20μm spacer cell
SPP_RS_005_1833V	Rail splitter cell (breaks DVDD, DVSS, VREF, CAL_DWHVx[3..0], POC and HVPS)
SPP_SP_CAP_1833V	Core decap cell

© 2006-2014 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America